

Substitute for form 1449/APTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Sheet

1

of

1

Complete if Known

Application Number

10/722,691

Filing Date

November 24, 2003

First Named Inventor

Indeck et al.

Art Unit

-2486- 2162

Examiner Name

Not Yet Assigned

Attorney Docket Number

53047/44791

U.S. PATENT DOCUMENTS

| Examiner Initials | Cite No. 1 | Document Number | Publication Date MM-DD-YYYY | Name of Patentee or Applicant of Cited Document | Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear |
|-------------------|------------|--|--------------------------------|--|---|
| | | Number-Kind Code ² (if known) | | | |
| | | US- | | | |

FOREIGN PATENT DOCUMENTS

| Examiner Initials | Cite No. 1 | Foreign Patent Document | Publication Date MM-DD-YYYY | Name of Patentee or Applicant of Cited Document | Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear | T ⁶ |
|-------------------|------------|---|--------------------------------|--|---|----------------|
| | | Country Code ³ -Number ⁴ -Kind Code ⁵ (if known) | | | | |
| 124 | AA | WO 01/80082 | 10-25-2001 | Indeck et al. | | |

OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS

| Examiner Initials | Cite No. 1 | Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published | T ² |
|-------------------|------------|--|----------------|
| 124 | AB | PATENT COOPERATION TREATY; International Search Report; May 6, 2004 | |
| 124 | AC | ARNOLD et al.; <i>The Splash 2 Processor and Applications</i> ; Proceedings 1993 IEEE International Conference on Computer Design: VLSI in Computers and Processors; October 3, 1993; pp. 482-485; Cambridge, Massachusetts | |
| 124 | AD | CLOUTIER et al.; <i>VIP: An FPGA-Based Processor for Image Processing and Neural Networks</i> ; Proceedings of Fifth International Conference on Microelectronics for Neural Networks; February 12, 1996; pp. 330-336; Los Alamitos, California | |
| 124 | AE | HEZEL et al.; <i>FPGA-Based Template Matching Using Distance Transforms</i> ; Proceedings of the 10 th Annual IEEE Symposium on Field-Programmable Custom Computing Machines; April 22, 2002; pp. 89-97; USA | |
| 124 | AF | MOSANYA et al.; <i>A FPGA-Based Hardware Implementation of Generalized Profile Search Using Online Arithmetic</i> ; ACM/SIGDA International Symposium on Field Programmable Gate Arrays; February 21, 1999; pp. 101-111; Monterey, California | |
| 124 | AG | RATHA et al.; <i>Convolution on Splash 2</i> ; Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines; April 19, 1995; pp. 204-213; Los Alamitos, California | |
| 124 | AH | SHIRAZI et al.; <i>Quantitative Analysis of FPGA-Based Database Searching</i> ; Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology; May 2001; pp. 85-96; Vol. 28, No. 1/2; Dordrecht, Netherlands | |
| 124 | AI | TING-PANG LIN et al.; <i>Real-Time Image Template Matching Based on Systolic Array Processor</i> ; International Journal of Electronics; December 1, 1992; pp. 1165-1176; Vol. 73, No. 6; London, Great Britain | |
| 124 | AJ | VILLASENOR et al.; <i>Configurable Computing Solutions for Automatic Target Recognition</i> ; Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines; April 17, 1996; pp. 70-79; Los Alamitos, California | |
| 124 | AK | YAMAGUCHI et al.; <i>High Speed Homology Search with FPGAs</i> ; Proceedings Pacific Symposium on Biocomputing; January 3, 2002; pp. 271-282; Vol. 7; Lihue, Hawaii | |

Examiner
Signature

124/Plating

Date

Considered

1-19-05

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

| | | | | | |
|---|---|----|--------------------------|--|-------------|
| Substitute for form 1449A/PTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT <i>(use as many sheets as necessary)</i> | | | Complete if Known | | |
| | | | Applicant Number | Not Yet Assigned 10/722 691 | |
| | | | Filing Date | Herewith | |
| | | | First Named Inventor | Indeck et al. | |
| | | | Art Unit | Not Yet Assigned | |
| | | | Examiner Name | Not Yet Assigned | |
| Sheet | 1 | of | 3 | Attorney Docket Number | 53047/44791 |

| U.S. PATENT DOCUMENTS | | | | | | |
|--------------------------------|-----------------------|--|-----------|--------------------------------|--|---|
| Examiner Initials ¹ | Cite No. ¹ | Document Number | | Publication Date MM-DD-YYYY | Name of Patentee or Applicant of Cited Document | Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear |
| | | Number-Kind Code ² (if known) | | | | |
| 124F | | US- | 3,601,808 | 08-24-1971 | Vlack | |
| 124F | | US- | 3,611,314 | 10-05-1971 | Pritchard et al. | |
| 124F | | US- | 3,729,712 | 04-24-1973 | Glassman | |
| 124F | | US- | 3,824,375 | 07-16-1974 | Gross et al. | |
| 124F | | US- | 3,848,235 | 11-12-1974 | Lewis et al. | |
| 124F | | US- | 3,906,455 | 09-16-1975 | Houston et al. | |
| 124F | | US- | 4,298,898 | 11-03-1981 | Cardot | |
| 124F | | US- | 4,385,393 | 05-24-1983 | Chaure et al. | |
| 124F | | US- | 4,464,718 | 08-07-1984 | Dixon et al. | |
| 124F | | US- | 4,550,436 | 10-29-1985 | Freeman et al. | |
| 124F | | US- | 4,823,306 | 04-18-1989 | Barbic et al. | |
| 124F | | US- | 4,941,178 | 07-10-1990 | Chuang | |
| 124F | | US- | 5,023,910 | 06-11-1991 | Thomson | |
| 124F | | US- | 5,050,075 | 09-17-1991 | Herman et al. | |
| 124F | | US- | 5,101,424 | 03-31-1992 | Clayton et al. | |
| 124F | | US- | 5,140,692 | 08-18-1992 | Morita | |
| 124F | | US- | 5,163,131 | 11-10-1992 | Row et al. | |
| 124F | | US- | 5,179,626 | 01-12-1993 | Thomson | |
| 124F | | US- | 5,226,165 | 07-06-1993 | Martin | |
| 124F | | US- | 5,243,655 | 09-07-1993 | Wang | |
| 124F | | US- | 5,319,776 | 06-07-1994 | Hile et al. | |
| 124F | | US- | 5,327,521 | 07-05-1994 | Savic et al. | |
| 124F | | US- | 5,388,259 | 02-07-1995 | Fleischman et al. | |
| 124F | | US- | 5,396,253 | 03-07-1995 | Chia | |
| 124F | | US- | 5,418,951 | 05-23-1995 | Damashek | |
| 124F | | US- | 5,432,822 | 07-11-1995 | Kaewell, Jr. | |
| 124F | | US- | 5,465,353 | 11-07-1995 | Hull et al. | |
| 124F | | US- | 5,488,725 | 01-30-1996 | Turtle et al. | |
| 124F | | US- | 5,497,488 | 03-05-1996 | Akizawa et al. | |
| 124F | | US- | 5,544,352 | 08-06-1996 | Egger | |
| 124F | | US- | 5,546,578 | 08-13-1996 | Takada | |
| 124F | | US- | 5,651,125 | 07-22-1997 | Witt et al. | |
| 124F | | US- | 5,721,898 | 02-24-1998 | Beardsley et al. | |
| 124F | | US- | 5,774,835 | 06-30-1998 | Ozawa | |
| 124F | | US- | 5,774,839 | 06-30-1998 | Shlomot | |
| 124F | | US- | 5,781,772 | 07-14-1998 | Wilkinson, III et al. | |
| 124F | | US- | 5,864,738 | 01-26-1999 | Kessler et al. | |
| 124F | | US- | 5,913,211 | 06-15-1999 | Nitta | |
| 124F | | US- | 5,930,753 | 07-27-1999 | Potamianos et al. | |
| 124F | | US- | 5,943,429 | 08-24-1999 | Händl | |
| | | US- | | | | |

| FOREIGN PATENT DOCUMENTS | | | | | |
|--------------------------|-----------------------|---|--------------------------------|--|---|
| Examiner Initials | Cite No. ¹ | Foreign Patent Document | Publication Date MM-DD-YYYY | Name of Patentee or Applicant of Cited Document | Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear |
| | | Country Code ³ -Number ⁴ -Kind Code ⁵ (if known) | | | |
| | | | | | T ⁶ |

| OTHER PRIOR ART – NON PATENT LITERATURE DOCUMENTS | | | |
|---|-----------------------|--|----------------|
| Examiner Initials | Cite No. ¹ | Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published | T ² |
| 1/24 | | BAER, JEAN-LOUP; <i>Computer Systems Architecture</i> ; 1990; pp. 262-265; Computer Science Press; Potomac, Maryland | |
| 1/24 | | BERK, ELLIOTT, "JLex: A lexical analyzer generator for Java™", downloaded from http://www.cs.princeton.edu/~appel/modern/java/Jlex/ in January 2002 | |
| 1/24 | | BRAUN et al., "Layered Protocol Wrappers for Internet Packet Processing in Reconfigurable Hardware", <i>Proceedings of Hot Interconnects 9 (HotI-9)</i> Stanford, CA, August 22-24, 2001, pp. 93-98 | |
| 1/24 | | CHOI et al., "Design of a Flexible Open Platform for High Performance Active Networks", Allerton Conference, Campaign, IL, 1999 | |
| 1/24 | | FRANKLIN et al., "Assisting Network Intrusion Detection with Reconfigurable Hardware", Symposium on Field-Programmable Custom Computing Machines (FCCM 2002), April 2002, Napa, California | |
| 1/24 | | FU et al., "The FPX KCPSM Module: An Embedded, Reconfigurable Active Processing Module for the Field Programmable Port Extender (FPX), <i>Washington University, Department of Computer Science, Technical Report WUCS-01-14</i> , July, 2001 | |
| 1/24 | | HAYES, JOHN P.; <i>Computer Architecture and Organization</i> ; Second Edition; 1988; pp. 448-459; McGraw-Hill, Inc. | |
| 1/24 | | HOLLAAR, LEE A.; <i>Hardware Systems for Text Information Retrieval</i> ; Proceedings of the Sixth Annual International ACM Sigir Conference on Research and Development in Information Retrieval; June 6-8, 1983; pp. 3-9; Baltimore, Maryland, USA | |
| 1/24 | | KEUTZER et al., "A Survey of Programmable Platforms – Network Proc", University of California-Berkeley | |
| 1/24 | | KULIG et al., "System and Method for Controlling Transmission of Data Packets Over an Information Network", pending U.S. Patent Application | |
| 1/24 | | LOCKWOOD, J., "An Open Platform for Development of Network Processing Modules in Reprogrammable Hardware", <i>IEC DesignCon 2001</i> , Santa Clara, CA, January 2001, Paper WB-19 | |
| 1/24 | | LOCKWOOD, J., "Building Networks with Reprogrammable Hardware", Field Programmable Port Extender: January 2002 Gigabit Workshop Tutorial, <i>Washington University</i> , St. Louis, MO, January 3-4, 2002 | |
| 1/24 | | LOCKWOOD, J., "Evolvable Internet Hardware Platforms", <i>NASA/DoD Workshop on Evolvable Hardware (EHW01)</i> , Long Beach, CA, July 12-14, 2001, pp. 271-279 | |
| 1/24 | | LOCKWOOD, J., "Hardware Laboratory Configuration", Field Programmable Port Extender: January 2002 Gigabit Workshop Tutorial, <i>Washington University</i> , St. Louis, MO, January 3-4, 2002 | |
| 1/24 | | LOCKWOOD, J., "Introduction", Field Programmable Port Extender: January 2002 Gigabit Workshop Tutorial, <i>Washington University</i> , St. Louis, MO, January 3-4, 2002 | |
| 1/24 | | LOCKWOOD, J., "Platform and Methodology for Teaching Design of Hardware Modules in Internet Routers and Firewalls", <i>IEEE Computer Society International Conference on Microelectronic Systems Education (MSE'2001)</i> , Las Vegas, NV, June 17-18, 2001, pp. 56-57 | |
| 1/24 | | LOCKWOOD, J., "Protocol Processing on the FPX", Field Programmable Port Extender: January 2002 Gigabit Workshop Tutorial, <i>Washington University</i> , St. Louis, MO, January 3-4, 2002 | |
| 1/24 | | LOCKWOOD, J., "Simulation and Synthesis", Field Programmable Port Extender: January 2002 Gigabit Workshop Tutorial, <i>Washington University</i> , St. Louis, MO, January 3-4, 2002 | |

| OTHER PRIOR ART -- NON PATENT LITERATURE DOCUMENTS | | | |
|--|-----------------------|--|----------------|
| Examiner Initials | Cite No. ¹ | Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published | T ² |
| 1/24 | | LOCKWOOD, J., "Simulation of the H illo World Application for the Field-Programmable Port Extender (FPX)", <i>Washington University, Applied Research Lab, Spring 2001 Gigabits Kits Workshop</i> | |
| 1/24 | | LOCKWOOD et al., "Field Programmable Port Extender (FPX) for Distributed Routing and Queuing, <i>ACM International Symposium on Field Programmable Gate Arrays (FPGA'2000)</i> , Monterey, CA, February 2000, pp. 137-144 | |
| 1/24 | | LOCKWOOD et al., FPGrep and FPSed: Regular Expression Search and Substitution for Packet Streaming in Field Programmable Hardware, unpublished | |
| 1/24 | | LOCKWOOD et al., "Hello, World: A Simple Application for the Field Programmable Port Extender (FPX), <i>Washington University, Department of Computer Science, Technical Report WUCS-00-12</i> , July 11, 2000 | |
| 1/24 | | LOCKWOOD et al., "Parallel FPGA Programming over Backplane Chassis", <i>Washington University, Department of Computer Science, Technical Report WUCS-00-11</i> , June 12, 2000 | |
| 1/24 | | LOCKWOOD et al., "Reprogrammable Network Packet Processing on the Field Programmable Port Extender (FPX), <i>ACM International Symposium on Field Programmable Gate Arrays (FPGA'2001)</i> , Monterey, Ca, February 2001, pp. 87-93 | |
| 1/24 | | PRAMANIK et al.; <i>A Hardware Pattern Matching Algorithm on a Dataflow</i> , Computer Journal; July 1, 1985; pp. 264-269; Vol. 28, No. 3; Oxford University Press, Surrey, Great Britain | |
| 1/24 | | SHAH, N., "Understanding Network Processors", Version 1.0, University of California-Berkeley, September 4, 2001 | |
| 1/24 | | SIDHU et al., "Fast Regular Expression Matching using FPGAs", <i>IEEE Symposium on Field Programmable Custom Computing Machines (FCCM 2001)</i> , April 2001 | |
| 1/24 | | SIDHU et al., "String Matching on Multicontext FPGAs using Self-Reconfiguration", <i>FPGA '99: Proceedings of the 1999 ACM/SIGDA 7th International Symposium on Field Programmable Gate Arrays</i> , February 1999, pp. 217-226 | |
| 1/24 | | TAYLOR et al., "Generalized RAD Module Interface Specification of the Field Programmable Port Extender (FPX) Version 2", <i>Washington University, Department of Computer Science, Technical Report</i> , January 8, 2000 | |
| 1/24 | | TAYLOR et al., "Modular Design Techniques for the FPX", <i>Field Programmable Port Extender: January 2002 Gigabit Workshop Tutorial, Washington University, St. Louis, MO, January 3-4, 2002</i> | |
| 1/24 | | "The Field-Programmable Port Extender (FPX)", downloaded from http://www.arl.wustl.edu/arl/ in March 2002 | |
| 1/24 | | "Lucent Technologies Delivers "Payload Plus" Network Processors for Programmable, Multi-Protocol, OC-48c Processing", <i>Lucent Technologies Press Release</i> , downloaded from http://www.lucent.com/press/1000/0010320.meb.html on March 21, 2002 | |
| 1/24 | | "Overview", <i>Field Programmable Port Extender: January 2002 Gigabit Workshop Tutorial, Washington University, St. Louis, MO, January 3-4, 2002</i> | |
| 1/24 | | Payload Plus™ Agere System Interface, <i>Agere Systems Product Brief</i> , June 2001, downloaded from Internet, January 2002 | |
| 1/24 | | PATENT COOPERATION TREATY; International Search Report; July 10, 2003 | |
| | | | |

| | | | |
|--------------------|-------------|-----------------|---------|
| Examiner Signature | <i>1/24</i> | Date Considered | 1-19-05 |
|--------------------|-------------|-----------------|---------|